Stress-induced leakage current
This article needs additional citations for verification. (November 2024) |
Stress-induced leakage current (SILC) is an increase in the gate leakage current of a MOSFET, used in semiconductor physics. It occurs due to defects created in the gate oxide during electrical stressing.[1][2] SILC is perhaps the largest factor inhibiting device miniaturization. Increased leakage is a common failure mode of electronic devices.
Oxide defects
[edit]The most well-studied defects assisting in the leakage current are those produced by charge trapping in the oxide. This model provides a point of attack and has stimulated researchers to develop methods to decrease the rate of charge trapping by mechanisms such as nitrous oxide (N2O) nitridation of the oxide.[citation needed]
SILC is linked to the trap density in an oxide, i.e. the density of defects. The SILC may be measured to determine the neutral trap density in that oxide. However, it should be noted that the oxide traps responsible for SILC are not necessarily responsible for oxide breakdown, as SILC and oxide breakdown have different annealing kinetics.[2][further explanation needed]
References
[edit]- ^ Ossaimee, M.I. (January 1, 2013). "Stress-induced leakage current in CNT-MOSFETs using simplified quantitative model". Electronics Letters. 49 (3): 222–223. doi:10.1049/el.2012.3847. ISSN 1350-911X.
- ^ a b Pantisano, L.; Cheung, K.P. (August 7, 2002). "Stress-induced leakage current (SILC) and oxide breakdown: are they from the same oxide traps?". IEEE Transactions on Device and Materials Reliability. 1 (2): 109–112. doi:10.1109/7298.956704.